Abstract-In this paper, we propose an automatic design procedure for the synthesis of a cascode LNA with inductive source degeneration. The proposed method is based on the precise characterization of noise figure, input impedance and gain. The design procedure is implemented in a C++ environment using a BSIM3v3-based tool for transistor sizing and a symbolic computation tool for circuit characterization. SystemC AMS can then be used to perform a system level simulation of a complete RF receiver using precise model of the LNA. Considering the complete equivalent model for the transistors and the inductors, two LNAs operating at 2.4 GHz and 935 MHz are synthesized and characterized for a 130 nm CMOS process. The generated accurate model is then used in a high-level simulation of a complete QPSK-based RF receiver to study the effect of the LNA noise figure on the Bit Error Rate of the receiver.
I. INTRODUCTION
In recent years, the main effort of RF circuit designers is concentrated on responding to the higher demand for smaller, lighter, cheaper, and of higher performance wireless devices. To help RF designers reach these goals, automatic design procedures for some RF blocks have been proposed [1] [2] . Having a systematic design results in a general and fast solution which can be applied for different specifications and topologies. To design and characterize an RF receiver chain ( Fig. 1) , as the first step we need to determine the specifications of each block, secondly the circuit design of blocks is made to satisfy these specifications and at last the characterization can be done.
System simulation, the first step in an RF receiver design, is done in Matlab or ADS and consists of the manipulations to adjust the specifications of each block such as noise figure (NF), gain and third-order intercept point (IP3). After the circuit design the simulation tools as ELDO-RF characterize the blocks.
RF circuit design is a relativly complex procedure involving several design constraints and trade-offs between the parameters, such as noise figure (NF), gain, power consumption and input impedance [3] , that leads us to implement an automatic procedure which takes the majority of these contraints into account. The optimization procedures are usually applied by several researchers most of which are based on simulation methods that demand several iterations between the design system and the simulator which ends in an important execution time [4] [5] . To avoid these iterations, we can use the approximate equations of parameters or apply an automatic 1 This work is partially funded by the EU CATRENE project B-DREAMS. system to find the exact value of each parameter considering the equivalent model of all components [1] .
In this paper, we propose an automatic procedure to implement three phases of the receiver chain design in the same environment (C++). The system level simulation is implemented in SystemC AMS [6] and the circuit design and characterization in CAIRO+ [7] and GiNaC [8] respectively.
In section II, we give a brief introduction to LNA systematic design and characterization. In section III, the proposed approach of design and characterization is presented. In section IV, this technique is applied to two design examples and their simulation results are discussed. The conclusion is given in section V.
II. LNA SYSTEMATIC DESIGN AND CHARACTERIZATION
The cascode LNA with inductive source degeneration topology (Fig. 2) [9] has been synthesized. The most important feature of the cascode transistor is that a common-gate stage results in a higher power gain compared to a single stage. The degeneration technique has several advantages over the other matching techniques. It is simple and requires only one supplementary series component. A current-mirror concept is applied to bias the transistor M1. The load inductance is used to control the gain. 
A. DC Biasing
Biasing the transistors, we need to decide about the gate voltage V gs and the drain voltage V ds . For this architecture V ds and V gs of all the transistors is chosen to be V dd 2 . This value is chosen because it will allow to have the same size of M1 and M2. Thus we also design the biasing circuit to have the V gs equal to
B. Transistors Sizing
The length of the transistor is chosen as the minimum size. It will give the best frequency performance of the transistor due to minimum parasitic capacitances. The width of the transistor is directly defined by the choice of current. The noise figure evolution by varying the bias current ( Fig. 3) implies that there is a drain current that ends in minimum noise figure. We consider this behaviour to choose the transistor width and achieve the minimum noise figure.
C. NF characterization
The noise modeling of the RF transistor is presented in Fig. 4 . The classic long channel noise theory for intrinsic MOS transistors defines two noise sources that are present at the device terminals. The first is the drain noise current which originates from the conductance of the channel, and the second is the induced gate noise current which originates from the charge fluctuations in the channel when the drain current fluctuates. An integrated inductor presents some parasitics resistances and capacitances. Resistances are due to intrinsic resistance of the employed metal, interconnections, skin effect Fig. 4 . The complete small signal MOS transistor model [12] (where: Cm= C dg -C gd , C mb = C db -C bd and Cmx= C bg -C gb ), used in the proposed automatic synthesis and characterization procedure.
at high frequencies and lossy substrate. The inductor with these parasitics can be modeled using the π-model [10] . The noise factor can be expressed as [11] :
where N o(added) is the added noise at output and N o(source) is the noise at the output originating at the source. Using (1), the characterization of noise factor would require to know all the noise sources which are produced by the circuit components multiplied by the transfer function of each to obtain the additional noise at the output. In result we have: 
D. Choice of inductors
The degeneration method requires two inductors to provide the power and noise match for the LNA. Besides, by adding the inductor at the source we can achieve unconditional stability [13] . The input impedance for this transistor (assuming that r 0 is not significant at the frequency of interest) is approximativly presented by (3) .
Where L deg , L g and C gs are the degeneration inductor, the gate inductor and the gate-source capacitor respectively (Fig. 2) . Note that to be matched, the real part of the input impedance must be equal to the source resistance R s . To obtain a real impedance at the input, the capacitive part of impedance should be compensated with inductances [9] . As mentioned above, these decisions are made based on the approximative expression of input impedance. The validity of this logic has been demonstrated by the SPICE simulation of the synthesized circuit.
III. IMPLEMENTATION OF THE DESIGN AND CHARACTERIZATION METHOD
A design automation procedure has been developed to design and characterize LNA, the receiver first block, in CAIRO+ and using GiNaC for a chosen topology. Using CAIRO+ and GiNaC, provides an automatic interaction between the system-level simulation and circuit-level design due to their unified environment. The same methodology can be applied to different topologies.
For a given topology, three symbolic admittance matrices are formed using the small signal equivalent circuit of transistors and on-chip inductors for NF, gain and input impedance. The synthesis flow is based on finding the current that gives the minimum noise figure of the transistors following by the choice of inductors to match the input impedance. However after impedance matching, the noise figure has been increased but we can guarantee that it would be the minimum possible noise figure for this topology. We design the load inductance to achieve the desired gain. The circuit-level design and characterization flow-chart is shown in Fig. 5 . The design specifications consist of the central frequency, the desired gain and the source resistance. Avoiding the use of SPICE-like circuit-level simulators and implementing an automatic design, we have to characterize the circuit at the same time as we design it considering the contraints.
CAIRO+ provides a hierarchical sizing and biasing methodology for analog intellectual properties. It is used to size the transistors at a given DC operating point and also to compute the small signal parameters of transistors.
Characterizing a given circuit requires to solve the symbolic matrices, the size and complexity of which grow with the number of circuit nodes. Applying the symbolic computation by GiNaC would be helpful. Considering all the parasitic components, the results are as accurate as the SPICE simulation. The fact that admittance matrices are symbolic, makes it possible to take into account any parasitic components due to packaging or bonding wire.
Finishing the design procedure, we can return the characterized parameters to SystemC AMS for an accurate system-level simulation.
IV. DESIGN EXAMPLES
In this section, the results of two circuit design examples are represented with two different central frequencies of 2.4 GHz and 935 MHz using the 0.13µm CMOS technology with a power supply of 1.2 V. Transistor lengths have been kept at minimum, the other synthesized circuit parameters and the performance of two circuits for two frequencies are presented in Table I . The unconditional stability has been verified for two circuits.
Comparison with the other designs using the Figure of Merit (FoM) defined by (4) [17] is shown in Table II .
In Fig. 6 the calculated and simulated gain are compared and the accuracy of the characterization of input impedance is shown. Fig. 7 represents simulated S-parameters and IIP3 respectively. A QPSK-based RF transceiver is modeled and simulated using SystemC AMS at 2.4 GHz [6] . The automatically characterized models are used to obtain a high-level refined model taking into account circuit non-idealities [18] . The simulation results showing the constellation diagram and the Bit Error Rate (BER) in function of the input power of the receiver are shown in Fig. 8 .
V. CONCLUSION
In this paper, an automatic design procedure for the synthesis of a cascode LNA with inductive source degeneration is presented. The design procedure is implemented in C++ using CAIRO+ for synthesis and GiNaC for characterization. Two LNA design examples operating at 2.4GHz and 935MHz were presented. LNA circuits generated using the proposed method have a Figure of Merit comparable to the state of the art. Perfect matching between simulation results and the automatically characterized models of the synthesized LNA was achieved to illustrate the proposed method. These models were then used in a high-level SystemC AMS simulation of a complete QPSK-based RF receiver to study the effect of the LNA noise figure on the Bit Error Rate of the receiver.
